Heterogeneous Integration Device Assembly: Key To Enabling Additional Innovations

2022-08-19 20:59:15 By : Mr. Andy K

Unique functionality can be created by combining non-electronic components with semiconductor die.

Heterogeneous integration (HI) improves device functionality by expanding the types of parts and physical configurations combined with silicon chips. Different parts add new functions – with minimal additional volume – thus increasing overall functionality per unit volume. By comparison, classic methods employed to build electronic products, e.g., circuit boards or metal boxes, increase product volume, weight, etc.

Device additions via HI typically are physically small parts, features, or coatings that are added to the silicon wafer. The electronics are built into the silicon wafer in the usual manner, with other parts added on the surface and combined so that electrical contact is made where needed. This approach to improve overall device functionality is not new. What is new is its increased appeal as the “path of least resistance” to increasing functionality per unit volume. Rather than implementing finer and finer lithography to make transistors smaller so that more are available per unit of wafer surface area, HI adds functionality vertically, utilizing a higher-level assembly such as a 2.5D or a 3D package.

One HI approach utilizes a conventional silicon wafer with the usual series of chip sites. The wafer serves as a carrier and platform as parts, coatings and features are added to the individual sites. This enables both batch and serial assembly and processing.

Examples of typical HI additions to wafers include:

After these additions, the wafer is singulated utilizing conventional processes such as sawing, laser dicing, or scribe-and-break. The result is a physically small, highly integrated device with significant functionality. It can be a finished, ready-to-use device; more commonly, it’s a component that will be mounted on a circuit board, substrate, or subassembly that will then be combined with other parts to create a finished device.

The assembly processes used to combine non-electronic and electronic parts must be customized to accommodate the non-electronic parts’ specific characteristics. The limitations imposed on the assembly process are highly varied and a function of the non-electronic parts. The following table lists some unique parts that may be combined with semiconductor die in heterogeneous assemblies, along with the characteristics that must be accommodated and the methods of doing so.

Promex specializes in developing customized assembly process needed to accommodate the characteristics of these unique component combinations. We have a variety of tools and processes available in one facility, with a dedicated engineering team, and this enables us to minimize both the development time and cycle time in production for our customers.

Name* (Note: This name will be displayed publicly)

Email* (This will not be displayed publicly)

Steps are being taken to minimize problems, but they will take years to implement.

But that doesn’t mean it’s going to be mainstream anytime soon.

Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.

New capacity planned for 2024, but production will depend on equipment availability.

L5 vehicles need at least 10 more years of development.

Increased transistor density and utilization are creating memory performance issues.

Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.

The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.

100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.

Engineers are finding ways to effectively thermally dissipate heat from complex modules.

Different interconnect standards and packaging options being readied for mass chiplet adoption.

Steps are being taken to minimize problems, but they will take years to implement.

AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.